



RS780M-A2

V : 1.0

SCHEMATICS TABLE:

Page	Index	Page	Index
1	COVER PAGE	20	SB700 SATA/IDE/HWM/SPI
2	BLOCK DIADRAM	21	SB700 STRAPS
3	CPU M2-1 HyperTransport	22	PCI1&2
4	CPU M2-2 DDR2	23	USB/IDE
5	CPU M2-3 Miscellany	24	PCI-E x1(2 SLOTS) & PCI3
6	CPU M2-4 Power and Ground	25	PCIE LAN RTL8111C/8101E-1
7	First Logic DDR2 DIMM	26	Audio Codec ALC888S
8	Second Logic DDR2 DIMM	27	Audio Interface
9	DDR2 Termination	28	JMB361 ESATA+USB
10	CLOCK GEN ICS9LPRS471	29	IT8726
11	RS780 HT LINK I/F	30	FAN CTAL
12	RS780 PCIE I/F	31	FRONT PANEL
13	RS780 SYSTEM I/F	32	OVER CLOCK / PS2
14	RS780 POWER	33	CPU VCORE ISL6323
15	PCI-E X16 CONN&PCI-E X8CONN	34	NB POWER
16	VGA/HDMI	35	DC-DC
17	SB700 STRAP/PWR/DECOUPLING	36	POWER SEQUENCE
18	SB700 PCIE/PCI/CPU/LPC	37	CLOCK DISTRIBUTION
19	SB700 ACPI/GPIO//USB/AUDIO	38	POWER DELIVERY CHART
		39	Attention&104&IMPENDANCE

REVISION HISTORY:

Rev	Date	Notes
VA	2008/08/12	
V1.0	2008/09/18	

Modify RS780D

DEL	ADD
1. SP	1. JMB361(ESATA)
2. PCIE SW	2. +1 PCI
3. -1 PCIE x16	3. POWER LED
4. -1 LAN 8112	
5. 1394	
6. 4PIN POWER	

PCB STACK: L1:TOP
L2:PWR
L3:GND
L4:BOTTON

IMPORTANT NOTES ABOUT THIS SCHEMATIC


DESIGN NOTE: Example text for the design note to show the note inside the colored box.


1) DESIGN NOTES in grey are information notes.


DESIGN NOTE: Example text for the design note to show the note inside the colored box.






2) DESIGN NOTES in yellow are notes of caution.


3) DESIGN NOTES in red are critical, and must be understood and followed.








[illegible]










- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN


Place R800/801 less than 500 mils away from U800
R851 less than 100 mils away from R800/801
route CPU clock as 100ohm differential pair




NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*	
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPSPB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* RS780 can be used as clock buffer to output two PCIe reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.












RX740/RS740/RS780 difference table

	RS740	RX780	RS780
NB_PWRGD IN	3.3V IN	1.8V IN	1.8V IN
ALLOW_LDTSTOP OUT(default)/IN	OC	OC	OC/3.3V IN
LDT_STOP# IN(default)/OUT	3.3V IN	1.8V IN	3.3V IN/OC
SYSTEMRESETb IN	3.3V IN	1.8V IN	3.3V IN

*, CLMC mode: NB send LDT_STOP#, ALLOW_LDTSTOP will become input



RS740/RX780/RS780: STRAP_DEBUG_BUS_GPIO_ENABLE

Enables the Test Debug Bus using GPIO and/or memory IO
 1 : Disable (RS740); Enable (RX780/RS780)
 0 : Enable (RS740); Disable (RX780/RS780)
 RS740: pin DFT_GPIO5
 RX780: pin DFT_GPIO5
 RS780: pin VSYNC

RS780: STRAP_PCIE_GPP_CFG[2:0] (configure thru register setting)



1-1-1-1-1-1	Mode L	default
1-1-1-1-1-1	Mode L	
2-0-2-0-2-0	Mode C2	
2-0-2-0-1-1	Mode K	
2-0-1-1-1-1	Mode E	
1-1-1-1-1-1	Mode L	
4-0-0-0-1-1	Mode C	
4-0-0-0-2-0	Mode B	

RX780/RS780: STRAP_DEBUG_BUS_PCIE_ENABLE










Enables Test debug bus using PCIE bus
 1. Disable (can be enabled thru nbcfg register)
 0 : Enable
 RX780: pin DFT_GPIO0
 RS780: configurable thru register setting only
 RS740: Not supported

RS740/RX780/RS780: LOAD_EEPROM_STRAPS


Selects Loading of STRAPS from EPROM
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RS740: pin DFT_GPIO1
 RX780: pin DFT_GPIO1
 RS780: pin SUS_STAT#









External Connection




CMF6 0-8P4R



CMF7 0-8P4R





Schematic just only for reference!
Please see its reference design guide.





SB700A11













Note: Do we still keep mobile SATA connector?
Is there any side affect to test RAID mode?


PLACE SATA AC COUPLING
CAPS CLOSE TO SB700



NOTE:
SR2 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK




SO8 MN and MW co-layout layout draw



BIOSWP BIOS PROTECT	
1-2	DISABLE
29-3	ENABLE

HWM_AGND TRACE AT LEAST
10MIL WIDE

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.


REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	IMC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			IMC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM	

DEBUG STRAPS SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]




Del PCIE Debug EEPROM Strap

Del Debug straps 070423





REQ0;GNT0
IDSEL:21 EFGH

IDSEL21 R166 1 2 100-04 AD21







REQ1;GNT1
IDSEL:22 FGHE




IDSEL22 R164 1 2 100-04 AD22




20 PIDE_D[15:0]




change to bat54a for space 6/8











USB 2,3



USB 4,5



USB6,7



Elitegroup Computer Systems

Title **USB&IDE**

Size Custom Document Number **RS780M-A2**

Date: Tuesday, October 21, 2008 Sheet 23 of 39

Rev 1.0

PCI-E x1 SLOT

PCI SLOT

PCI3

REQ2;GNT2

IDSEL:23

GHEF

FOR EMI NEAR PCI3

Elitegroup Computer Systems

PCI-E x1(2 SLOTS)

Document Number

RS780M-A2

Rev

1.0

Date: Tuesday, October 21, 2008

Sheet 24 **of** 39

PCI-E x1 SLOT

PCI SLOT

PCI3

REQ2;GNT2
IDSEL:23
GHEF

FOR EMI NEAR PCI3

Elitegroup Computer Systems




PCI-E x1(2 SLOTS)

RS780M-A2

Rev 1.0

Date: Tuesday, October 21, 2008

Sheet 24 of 39



PCI-E x1 SLOT

PCI SLOT

PCI3

REQ2;GNT2

IDSEL:23

GHEF

FOR EMI NEAR PCI3

ACK64C- R431 2 8.2K-04

REQ64C- R432 2 8.2K-04

PCLK_2 CC13 1 10P-04-0

BC88 .1U-04-0

BC89 .1U-04-0

BC90 .1U-04-0

RS780M-A2

Elitegroup Computer Systems


PCI-E x1(2 SLOTS)

Document Number


Rev

Date: Tuesday, October 21, 2008

Sheet 24 of 39



External Connection



When you found some bug, please inform Ren(ext:665) to update circuit.

新手提醒:


- LAN_HSOP/N請接到SB的PCIE RX端
- LAN_HSI/N請接到SB的PCIE TX端
- LAN_HSI/N在SB的PCIE TX端要記得放AC coupling cap

BOM Difference

	RTL8101E-GR 10/100M	RTL8111B-GR 1000M	RTL8111C-GR 1000M	RTL8111D-GR 1000M	RTL8102E-GR 10/100M
Ca	RTL8101E-GR	RTL8111B-GR	RTL8111C-GR	RTL8111D-GR	RTL8102E-GR
Cb	X	V	X	X	X
Cc	V	V	X	X	X
Cd	2K-1-04	2.49K-1-04	2.49K-1-04	2.49K-1-04	2.49K-1-04
Ce1	V	X	X	X	X
Ce2	V	X	X	X	V
Cf	.01U-04	0-04	0-04	0-04	.01U-04
Cg	V	X	X	X	X
Ch	V	X	X	X	V
CI	X	X	V	V	X
Cj	X	V	V	V	X
Ck	USBX2-LAN-100 symmetric	USBX2-LAN-1000			USBX2-LAN-100
Cl	0	0	0	0	X
Cm	V	V	V	X	X

Power Difference

	RTL8101E	RTL8111B	RTL8111C/D	RTL8102E
AVDD33	3.3V 3VSB供應	3.3V 3VSB供應	3.3V 3VSB供應	3.3V 3VSB供應
AVDD18	1.8V CTRL18供應	1.8V 3VSB轉BJT供應	1.2V CTRL18供應	1.2V CTRL18供應
EVDD18	1.8V CTRL18供應	1.8V 3VSB轉BJT供應	1.2V CTRL18供應	1.2V pinself 供應
DVDD15	1.5V CTRL15供應	1.5V 3VSB轉BJT供應	1.2V CTRL18供應	1.2V CTRL15供應





RSET電阻需close to LAN
Trace need GND shielding

Cd




LAN1

Ca



Cj



LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-

LAN LINK100

LAN ACTIVE-

LAN LINK1000-

LAN LINK1000

LAN LINK100-


LAN LINK100







LAN ACTIVE-








LAN LINK1000-






LAN LINK1000



LAN LINK100-


















<div>GLEDD0(pin2)(-SUS_LED)</div> <div>Y</div> <div>GLEDD1(pin4)(-PLED)</div>					
	AC_ON	S0	S1	S3	S5
SUSLED(GP41)	0	0	B	B	0
PLED(GP31)	0	1	1	0	0
-SUSLED(PIN2)	1	1	B	B	1
-PLED(PIN4)	1	0	0	1	1
LED STATE	OFF	Green	G-blink	Y-blink	OFF















3VSB







Add LED
 $V_f = 2.1V$
 $I = 10mA$
 03-105-012012




5VSB




1.2VSB



	S5	enter	S0	S0	enter	S3	exit	S3	enter	S5	S5
-SUSC_S5	0	0	1	1	1	0	0	0	0	0	0
ATX_PWRGD	0	1	1	0	1	1	0	0	0	0	0
Q1 pinC	5VSB	5VSB	12V	0	12V	5VSB	5VSB	5VSB	5VSB	5VSB	5VSB
DUALSW	0	12V	12V	0	12V	12V	0	0	0	0	0
VCCSTR	X	VCC5	VCC5	5VSB	VCC5	VCC	0	0	0	0	0
VDIMM	X	V	V	V	V	V	0	0	0	0	0





ATX P/S WITH 1A STBY CURRENT				
5VSB +/-5%	5V +/-5%	3.3V +/-5%	12V +/-5%	-12V +/-5%

CPU PW
12V +/-5%

2.5V OP
REGULATOR

VRM (ISL6323)
REGULATOR FOR 140W

VCC_STR

RT9214

NB_1.8V OP

NB_1V8

RT9218

VCC1.1

VCC1.2

DDRII DIMMs
VTT_DDR 2A
VDD MEM 12A

RT9173

V_DIMM

+2.5V_VDDA

VCC_CORE/CPU_VDDNB

DDR_VTT

V_DIMM

+1.2V_HT

AM2
VDDA 2.5V 0.2A
VDDCORE 0.8-1.55V 110A
DDRII MEM I/F VTT 2A, VDD 10A
VLDT 1.2V 0.5A

RX780/RS780
VDDHT/RX 1.1V 1.8A
VDDHT TX 1.2V 0.8A
NB CORE VDDC 1.1V7A
VDDPCIE 1.1V 3A
VDDA18PCIE 1.8V 0.9A
VDD18/VDDA18HTPLL VDDA18PCIEPLL 1.8V 0.6A
AVDD 3.3V 0.135A

SB700
X4 PCIE 0.8A
ATA I/O 0.2A
ATA PLL 0.01A
PCIE PVDD 80mA
SB CORE 0.6A
1.2V S5 PW 0.22A
3.3V S5 PW 0.01A
USB CORE I/O 0.2A
3.3V I/O 0.45A

AZALIA CODEC
3.3V CORE 0.3A
5V ANALOG 0.1A

SUPER I/O
+5V SD 0.01A
+5V 0.1A

PCIE_VDDR
AVDD_SATA
PLLVD_SATA
PCIE_PVDD
VCC1.2_SB
1.2VSB
3VSB
USB_PHY
VCC3

1086

3VSB

RT9173

+1.2VSB (S5)

1086

3VSB

3VSB

Jumper select

PCI Slot (per slot)	
5V	5.0A
3.3V	7.6A
12V	0.5A
3.3Vaux	0.375A
-12V	0.1A

X1 PCIE	
3.3V	3.0A
12V	0.5A
3VSB	0.1A

X16 PCIE	
3.3V	3.0A
12V	5.5A

USB X6 FR	
VDD	
5VDual	2.0A

USB X6 RL	
VDD	
5VDual	2.0A

2XPS/2	
5VDual	1.0A

RTL8111/8101E	
3.3V 0.5A (S0, S1)	
3.3V 0.1A (S3)	

```
SB600 PinD23 GPIO5:audio PANEL_DETECT(1:no,0:yes)
SB600 PinC26 GPIO8:PCEI_GFX1_PRSNT-
SB600 PinD26 GPIO9:-P66DET
```

```
8726 GPIO使用:
Pin14-GPIO34用作WT_BEEP
Pin13-GPIO35 用作NB_PWM_enable控制
Pin18-GPIO31 PLED
Pin78-GP41 SUSLED
Pin28-GP17 -WP_ROM
Pin79-GPIO40: SIO_VDUAL control 5vdual
Pin28-GP22-THRM
Pin27-GP20:-LPC_SMI
Pin70-GP46:Control v_dimm
```

PCI SLOT1:REQ0;GNT0 IDSEL:21 INT:EFGH
PCI SLOT2:REQ1;GNT1 IDSEL:22 INT:FGHE
PCI SLOT3:REQ2;GNT2 IDSEL:23 INT:GHEF

NB_PWM1: Regulate VCC_CORE
NB_PWM2: Regulate V_DIMM

```
GPP:0-->PCIEx1
GPP:1-->PCIEx1
GPP:2-->GIGA LAN
```

For 103




PCB Impedance control

Impedance (ohm)	Trace Width (mil) (S/W/S)	Trace Length (inch)	Pre-preg	
60	5 (20/5/20)	6	2116	v
50	4 (50/4/50)	6	1080	
42	6 (50/6/50)	6	1080	

1)Circuit type 1

- Layer 1:TOP
- Layer 2:GND
- Layer 3:LNNER
- Layer 4:PWR
- Layer 5:GND
- Layer 6:BOTTOM



- Notes:
- 1). "PWR" net means inner power plane under impedance trace.
 - 2). "GND" net means inner ground plane under impedance trace.
 - 3). IP1 footprint is J2X2_IP
 - 4). After nelist running, please specially take care the single net name: "IMPEDANCE_T" and "IMPEDANCE_B".

For 104

